QuizzesBeginner

Beginner

Short chapter quizzes with maximum XP on the first try and detailed feedback after the correct answer.

Quizzes

Done

Questions

156

Digital electronics

0/6

Digital electronics

Beginner

Digital electronics - Logic gates

AND, OR, NOT, NAND, NOR, XOR and their truth tables.

Digital electronics - Boolean algebra

Identities, theorems, simplification of logical expressions.

Digital electronics - Sequential logic

D flip-flops, registers, counters, metastability.

Digital electronics - Binary codes

Weighted codes, Gray, Excess-3, parity and Hamming.

Digital electronics - Karnaugh and canonical forms

Minterms, maxterms, Gray adjacency and logic simplification.

Digital electronics - Number systems

Binary, decimal, hexadecimal, octal, bit weights and bus notation.

6 questions

Start

VHDL

0/11

VHDL

Beginner

VHDL - Introduction

Origins, uses and role of VHDL in the FPGA flow.

VHDL - File architecture

Entity, architecture, libraries and ports of a VHDL module.

VHDL - Combinational and sequential

Telling apart memoryless (combinational) and clocked (sequential) logic.

VHDL - Data types

std_logic, std_logic_vector, integer, unsigned, signed and conversions.

VHDL - Operators

Logical operators, arithmetic, mod/rem, shifts, concatenation and precedence rules.

VHDL - Signals, variables and constants

Differences between signal, variable and constant: scope, update timing, synthesis.

VHDL - Best practices

Naming conventions, code organization and classic pitfalls.

VHDL - The process block

Sensitivity list, sequential vs combinational, latches, process(all).

VHDL - Multiplexers

Three classic ways to write a MUX and what they imply for synthesis.

VHDL - Tools: Vivado, Quartus, GHDL

Picking synthesis and simulation tools depending on the target.

VHDL - Components and instantiation

Building a hierarchical design: declaration, instantiation, port map.

5 questions

Start

Verilog

0/6

Verilog

Beginner

Verilog - First steps

Described hardware, parallel operation, simulation and synthesis.

Verilog - Modules and ports

Interfaces, signals, instances and design hierarchy.

Verilog - Values and operators

Widths, vectors, concatenations, operators and signed values.

Verilog - Combinational logic

Continuous assignments, combinational blocks and complete path coverage.

Verilog - Sequential logic

Clock edges, reset, enable and nonblocking assignments.

Verilog - Conditions and latches

Priority, `case`, default values and unintended storage.

8 questions

Start

FPGA

0/1

FPGA

Beginner

FPGA - Internal architecture

LUTs, flip-flops, BRAMs, DSPs, interconnects and I/Os.

5 questions

Start

Protocols

0/1

Protocols

Beginner

Protocols - UART

Asynchronous serial link: start bit, data, parity, stop, baud rate.

5 questions

Start

Chargement…