Direct-mapped Cache Controller

Two bits select the line and upper address bits form the tag.

Behavior

• The cache has four one-word lines indexed by cpu_address[3:2].
• A hit returns data without a memory access and pulses cache_hit.
• A miss holds memory_request until memory_ready, fills the line, then responds.