Burst DMA Controller

Each word is read, buffered, and written before advancing both addresses.

Behavior

• start loads addresses and word count while the DMA is idle.
• rd_req remains asserted until rd_ack, then wr_req waits for wr_ack.
• Addresses advance after each write; done pulses after the final word.