>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Max Pooling Unit

Beginner

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and compares the four pixels in parallel.

Behaviour

o_max is the largest of the four unsigned pixels.
Ties do not require an index.

02Interface

i_p0

Direction: Input
Width: 8 bits
Description: Input p0

i_p1

Direction: Input
Width: 8 bits
Description: Input p1

i_p2

Direction: Input
Width: 8 bits
Description: Input p2

i_p3

Direction: Input
Width: 8 bits
Description: Input p3

o_max

Direction: Output
Width: 8 bits
Description: Output max

← ReLU Activation Unit