>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

ReLU Activation Unit

Beginner

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational: negative values are clamped to zero.

Behaviour

If i_value is negative, o_value=0.
Otherwise o_value=i_value.

02Interface

i_value

Direction: Input
Width: 8 bits
Description: Input value

o_value

Direction: Output
Width: 8 bits
Description: Output value

← VLAN Tag Detector