Configurable Synchronous FIFO

Advanced

00:00

Specification

01General Operation

Synchronous FIFO of configurable depth and width. Uses circular pointers for write and read operations. An occupancy counter feeds the status flags (empty, full).

Reset is asynchronous and active-high.

Generics g_width (default 8) and g_depth (default 4)

02Interface

i_clk

Direction: Input
Width: 1 bit
Description: System clock

i_reset

Direction: Input
Width: 1 bit
Description: Asynchronous reset active high

i_wen

Direction: Input
Width: 1 bit
Description: Write enable

i_wdata

Direction: Input
Width: g_width bits
Description: Data to write

i_ren

Direction: Input
Width: 1 bit
Description: Read enable

o_rdata

Direction: Output
Width: g_width bits
Description: Data at read head

o_full

Direction: Output
Width: 1 bit
Description: FIFO full

o_empty

Direction: Output
Width: 1 bit
Description: FIFO empty

← UART 8N1 Transmitter Single-Port RAM 256x8 →

Chargement…