>_
FPGA
Pour Tous
Blog
Blog
Careers
Challenges
Leaderboard
Community
Certification
Projects
The Club
FR
Chargement…
Seven-segment Decoder ROM
Intermediate
Simulate (Icarus Verilog)
Templates
Full bundle
Joker
Sign in
00:00
Import
Report a bug
Specification
01
Operation
Segments are active-high and ordered abcdefg.
Behavior
blank=1
forces every segment low.
Otherwise all sixteen hexadecimal values have a defined pattern.
02
Interface
digit
Direction
Input
Width
4 bits
Description
Hexadecimal digit
blank
Direction
Input
Width
1 bit
Description
Blanking control
segments
Direction
Output
Width
7 bits
Description
Active-high abcdefg segments
seven_segment_rom.v
Results
← 8 x 8 Synchronous FIFO