>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

ARP Request Detector

Intermediate

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and checks the essential ARP fields.

Behaviour

Ethertype 0x0806, HTYPE 1, PTYPE 0x0800, and OPER 1 are required.
i_target_ip must equal i_local_ip.
o_is_request=1 only if all conditions are true.

02Interface

i_ethertype

Direction: Input
Width: 16 bits
Description: Input ethertype

i_htype

Direction: Input
Width: 16 bits
Description: Input htype

i_ptype

Direction: Input
Width: 16 bits
Description: Input ptype

i_oper

Direction: Input
Width: 16 bits
Description: Input oper

i_target_ip

Direction: Input
Width: 32 bits
Description: Input target ip

i_local_ip

Direction: Input
Width: 32 bits
Description: Input local ip

o_is_request

Direction: Output
Width: 1 bit
Description: Output is request

← IPv4 Header Checksum