>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Palindrome Checker

Intermediate

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and compares symmetric positions.

Behaviour

ABBA gives o_is_palindrome=1.
ABCD gives zero.
Comparison is nibble by nibble.

02Interface

i_data

Direction: Input
Width: 16 bits
Description: Input data

o_is_palindrome

Direction: Output
Width: 1 bit
Description: Output is palindrome

← Factorial Calculator