>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Packet Length Validator

Beginner

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and includes the minimum and maximum bounds.

Behaviour

o_valid=1 if i_min_len <= i_length <= i_max_len.
Otherwise o_valid=0.

02Interface

i_length

Direction: Input
Width: 16 bits
Description: Input length

i_min_len

Direction: Input
Width: 16 bits
Description: Input min len

i_max_len

Direction: Input
Width: 16 bits
Description: Input max len

o_valid

Direction: Output
Width: 1 bit
Description: Valid output

← MAC Address Filter