Synchronous SR Flip-Flop

On rising edge of i_clk:

• S=0, R=0: hold
• S=0, R=1: reset to '0'
• S=1, R=0: set to '1'
• S=1, R=1: forbidden state, hold current value

Asynchronous reset forces output to '0'.