>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Traffic-light Enable Gate

Beginner

Simulate (Icarus Verilog)

00:00

Specification

01Operation

The block passes or masks all three commands together.

Behavior

When enable is 1, lamps_out copies lamps_in.
When enable is 0, every lamp is off.

02Interface

lamps_in

Direction: Input
Width: 3 bits
Description: Red, yellow, green commands

enable

Direction: Input
Width: 1 bit
Description: Global enable

lamps_out

Direction: Output
Width: 3 bits
Description: Enabled commands

← Fail-safe Traffic-light Decoder