>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Inkjet Bus Decoder

Beginner

Simulate (Icarus Verilog)

00:00

Specification

01Operation

Six outputs drive six nozzles, with at most one active.

Behavior

Codes 001 through 110 activate nozzle[0] through nozzle[5] respectively.
Codes 000 and 111 disable every nozzle.

02Interface

select

Direction: Input
Width: 3 bits
Description: Nozzle number

nozzle

Direction: Output
Width: 6 bits
Description: One-hot command

← Three-input Boolean Circuit