>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Dot Product Calculator

Intermediate

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and sums four unsigned products.

Behaviour

Each product uses two 4-bit operands.
o_result is 10 bits wide.
No pipeline is required.

02Interface

i_a0

Direction: Input
Width: 4 bits
Description: Input a0

i_a1

Direction: Input
Width: 4 bits
Description: Input a1

i_a2

Direction: Input
Width: 4 bits
Description: Input a2

i_a3

Direction: Input
Width: 4 bits
Description: Input a3

i_b0

Direction: Input
Width: 4 bits
Description: Input b0

i_b1

Direction: Input
Width: 4 bits
Description: Input b1

i_b2

Direction: Input
Width: 4 bits
Description: Input b2

i_b3

Direction: Input
Width: 4 bits
Description: Input b3

o_result

Direction: Output
Width: 10 bits
Description: Output result

← Binary Search