>_FPGA Pour Tous Blog

Blog Careers Challenges Leaderboard Community Certification Projects The Club

Chargement…

>_FPGA Pour Tous

Learn VHDL, from beginner to expert.

Courses

VHDL
Verilog
SystemVerilog
FPGA
Hardware and PCB
Digital Electronics
Protocols
Zynq

Practice

All exercises
HW to simulation
VHDL specifications
Verilog specifications
Software to schematic
Block Design
Testbench
Leaderboard
Report a bug

Blog

FPGA & VHDL articles
Challenges
Certification
Community
FAQ

© 2026 FPGA Pour Tous

FAQ|Legal|Privacy|Terms

Difference Calculator

Beginner

Simulate (GHDL)

00:00

Specification

01General Operation

The circuit is combinational and extends operands to 9 bits before subtraction.

Behaviour

o_diff = i_current - i_previous.
The result is 9-bit signed to avoid immediate overflow.

02Interface

i_current

Direction: Input
Width: 8 bits
Description: Input current

i_previous

Direction: Input
Width: 8 bits
Description: Input previous

o_diff

Direction: Output
Width: 9 bits
Description: Output diff

← Duplicate Detector