OR Gate

The entity or_gate has two inputs (i_a, i_b) and one output (o_q), all of type std_logic.

The output o_q is '1' when at least one of the two inputs is '1'. It is '0' only when both inputs are '0'.