Chargement…
Purely structural top-level wiring two provided components:
Behaviour:
i_clk
i_reset
o_seg
*No combinational logic to write: port map statements only.*
port map