Chargement…
The D flip-flop stores i_d on the rising clock edge when enable is active. Reset is asynchronous and active-high: it forces the output to '0'.
i_d
i_clk
i_reset
i_en
o_q